×
验证码:
换一张
忘记密码?
记住我
CORC
首页
科研机构
检索
知识图谱
申请加入
托管服务
登录
注册
在结果中检索
科研机构
高能物理研究所 [5]
计算技术研究所 [2]
华中师范大学 [2]
北京大学 [1]
深圳先进技术研究院 [1]
安徽大学 [1]
更多...
内容类型
期刊论文 [12]
发表日期
2017 [12]
×
知识图谱
CORC
开始提交
已提交作品
待认领作品
已认领作品
未提交全文
收藏管理
QQ客服
官方微博
反馈留言
浏览/检索结果:
共12条,第1-10条
帮助
限定条件
发表日期:2017
已选(
0
)
清除
条数/页:
5
10
15
20
25
30
35
40
45
50
55
60
65
70
75
80
85
90
95
100
排序方式:
请选择
作者升序
作者降序
题名升序
题名降序
发表日期升序
发表日期降序
提交时间升序
提交时间降序
Resilience-Aware Frequency Tuning for Neural-Network-Based Approximate Computing Chips
期刊论文
IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2017, 卷号: 25, 期号: 10, 页码: 2736-2748
作者:
Wang, Ying
;
Deng, Jiachao
;
Fang, Yuntan
;
Li, Huawei
;
Li, Xiaowei
收藏
  |  
浏览/下载:27/0
  |  
提交时间:2019/12/12
Deep learning
error tolerance
neural network (NN)
timing variation
Going Cooler With Timing-Constrained TeSHoP: A Temperature Sensing-Based Hotspot-Driven Placement Technique for FPGAs
期刊论文
IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2017, 卷号: 25, 期号: 9, 页码: 2525-2537
作者:
Lu, Weina
;
Hu, Yu
;
Ye, Jing
;
Li, Xiaowei
收藏
  |  
浏览/下载:19/0
  |  
提交时间:2019/12/12
Computer-aided design flow
field-programmable gate arrays (FPGAs)
hotspot optimization
performance
Development of the abcstar front-end chip for the atlas silicon strip upgrade
期刊论文
Journal of instrumentation, 2017, 卷号: 12, 页码: 10
作者:
Lu, W.
;
Anghinolfi, F.
;
Cheng, L.
;
De Witt, J.
;
Kaplon, J.
收藏
  |  
浏览/下载:44/0
  |  
提交时间:2019/04/23
Analogue electronic circuits
Digital electronic circuits
Front-end electronics for detector readout
Vlsi circuits
Characterization of the column-based priority logic readout of topmetal-ii- cmos pixel direct charge sensor
期刊论文
Journal of instrumentation, 2017, 卷号: 12, 页码: 10
作者:
An, M.
;
Zhang, W.
;
Xiao, L.
;
Gao, C.
;
Chen, C.
收藏
  |  
浏览/下载:29/0
  |  
提交时间:2019/04/23
Electronic detector readout concepts (solid-state)
Front-end electronics for detector readout
Pixelated detectors and associated vlsi electronics
Vlsi circuits
Identifying Single Event Transients Location based on Compressed Sensing
期刊论文
IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2017
作者:
Cuiping Shao
;
Huiyun Li
收藏
  |  
浏览/下载:17/0
  |  
提交时间:2018/02/02
A low-power, low-latency, dual-channel serializer ASIC for detector front-end readout
期刊论文
JOURNAL OF INSTRUMENTATION, 2017, 卷号: 12, 页码: C01049
作者:
Xiao, L
;
Gong, D
;
Liu, T
;
Chen, J
;
Fan, Q
收藏
  |  
浏览/下载:9/0
  |  
提交时间:2019/08/27
Analogue electronic circuits
Front-end electronics for detector readout
VLSI circuits
Characterization of the column-based priority logic readout of Topmetal-II- CMOS pixel direct charge sensor
期刊论文
JOURNAL OF INSTRUMENTATION, 2017, 卷号: 12, 页码: C03004
作者:
An, M
;
Zhang, W
;
Xiao, L
;
Gao, C
;
Chen, C
收藏
  |  
浏览/下载:27/0
  |  
提交时间:2019/08/27
Electronic detector readout concepts (solid-state)
Front-end electronics for detector readout
Pixelated detectors and associated VLSI electronics
VLSI circuits
Development of the ABCStar front-end chip for the ATLAS silicon strip upgrade
期刊论文
JOURNAL OF INSTRUMENTATION, 2017, 卷号: 12, 页码: C04017
作者:
ATLAS ITk Strips Collaboration
收藏
  |  
浏览/下载:25/0
  |  
提交时间:2019/08/27
Analogue electronic circuits
Digital electronic circuits
Front-end electronics for detector readout
VLSI circuits
An Enhancement of Crosstalk Avoidance Code Based on Fibonacci Numeral System for Through Silicon Vias
期刊论文
IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2017
Cui, Xiaole
;
Cui, Xiaoxin
;
Ni, Yewen
;
Miao, Min
;
Jin Yufeng
收藏
  |  
浏览/下载:7/0
  |  
提交时间:2017/12/03
Crosstalk
crosstalk avoidance code (CAC)
Fibonacci number system (FNS)
redundant codeword
redundant number
through silicon via (TSV)
CHIP
DESIGN
HLDTL: High-performance, low-cost, and double node upset tolerant latch design
期刊论文
Proceedings of the IEEE VLSI Test Symposium, 2017
作者:
Liang,Huaguo
;
Yi,Maoxiang
;
Cui,Jie
;
Yan,Aibin
;
Huang,Zhengfeng
收藏
  |  
浏览/下载:12/0
  |  
提交时间:2019/04/22
NANOSCALE CMOS TECHNOLOGY
RADIATION-HARDENED LATCH
SINGLE EVENT
CIRCUITS
©版权所有 ©2017 CSpace - Powered by
CSpace