×
验证码:
换一张
忘记密码?
记住我
CORC
首页
科研机构
检索
知识图谱
申请加入
托管服务
登录
注册
在结果中检索
科研机构
计算技术研究所 [8]
高能物理研究所 [1]
自动化研究所 [1]
上海大学 [1]
沈阳自动化研究所 [1]
近代物理研究所 [1]
更多...
内容类型
期刊论文 [10]
会议论文 [3]
发表日期
2021 [3]
2020 [1]
2019 [2]
2018 [3]
2017 [1]
2015 [1]
更多...
学科主题
Physics [1]
×
知识图谱
CORC
开始提交
已提交作品
待认领作品
已认领作品
未提交全文
收藏管理
QQ客服
官方微博
反馈留言
浏览/检索结果:
共13条,第1-10条
帮助
已选(
0
)
清除
条数/页:
5
10
15
20
25
30
35
40
45
50
55
60
65
70
75
80
85
90
95
100
排序方式:
请选择
作者升序
作者降序
题名升序
题名降序
发表日期升序
发表日期降序
提交时间升序
提交时间降序
EnGN: A High-Throughput and Energy-Efficient Accelerator for Large Graph Neural Networks
期刊论文
IEEE TRANSACTIONS ON COMPUTERS, 2021, 卷号: 70, 期号: 9, 页码: 1511-1525
作者:
Liang, Shengwen
;
Wang, Ying
;
Liu, Cheng
;
He, Lei
;
Li, Huawei
收藏
  |  
浏览/下载:19/0
  |  
提交时间:2021/12/01
Neural networks
Hardware
System-on-chip
Task analysis
Feature extraction
Memory management
Graph neural network
accelerator architecture
hardware acceleration
Practical Attacks on Deep Neural Networks by Memory Trojaning
期刊论文
IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2021, 卷号: 40, 期号: 6, 页码: 1230-1243
作者:
Hu, Xing
;
Zhao, Yang
;
Deng, Lei
;
Liang, Ling
;
Zuo, Pengfei
收藏
  |  
浏览/下载:21/0
  |  
提交时间:2021/12/01
Trojan horses
Hardware
Integrated circuit modeling
Computational modeling
Security
Payloads
Convolutional neural networks (CNNs)
deep learning accelerator
deep learning attack
hardware Trojan
Hardware Acceleration for GCNs via Bidirectional Fusion
期刊论文
IEEE COMPUTER ARCHITECTURE LETTERS, 2021, 卷号: 20, 期号: 1, 页码: 4
作者:
Li, Han
;
Yan, Mingyu
;
Yang, Xiaocheng
;
Deng, Lei
;
Li, Wenming
收藏
  |  
浏览/下载:20/0
  |  
提交时间:2021/12/01
Random access memory
Computational modeling
Analytical models
Hardware
Engines
Computer architecture
Transforms
Graph convolutional neural networks
hardware accelerator
bidirectional execution
inter-phase fusion
Architecting Effectual Computation for Machine Learning Accelerators
期刊论文
IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2020, 卷号: 39, 期号: 10, 页码: 2654-2667
作者:
Lu, Hang
;
Zhang, Mingzhe
;
Han, Yinhe
;
Wang, Qi
;
Li, Huawei
收藏
  |  
浏览/下载:13/0
  |  
提交时间:2020/12/10
Computational modeling
Throughput
Adders
Machine learning
Acceleration
Kernel
Computational efficiency
Accelerator architectures
neural network hardware
multiplying circuits
SqueezeFlow: A Sparse CNN Accelerator Exploiting Concise Convolution Rules
期刊论文
IEEE TRANSACTIONS ON COMPUTERS, 2019, 卷号: 68, 期号: 11, 页码: 1663-1677
作者:
Li, Jiajun
;
Jiang, Shuhao
;
Gong, Shijun
;
Wu, Jingya
;
Yan, Junchao
收藏
  |  
浏览/下载:13/0
  |  
提交时间:2020/12/10
Convolutional neural networks
accelerator architecture
hardware acceleration
Float-Fix: An Efficient and Hardware-Friendly Data Type for Deep Neural Network
期刊论文
INTERNATIONAL JOURNAL OF PARALLEL PROGRAMMING, 2019, 卷号: 47, 期号: 3, 页码: 345-359
作者:
Wang, Yibo
;
Han, Dong
;
Zhou, Shengyuan
;
Zhi, Tian
;
Liu, Shaoli
收藏
  |  
浏览/下载:50/0
  |  
提交时间:2019/08/16
Float-Fix
Neural network
Hardware accelerator
Data type
Joint Design of Training and Hardware Towards Efficient and Accuracy-Scalable Neural Network Inference
期刊论文
IEEE JOURNAL ON EMERGING AND SELECTED TOPICS IN CIRCUITS AND SYSTEMS, 2018, 卷号: 8, 期号: 4, 页码: 810-821
作者:
Lu, Wenyan
;
He, Xin
;
Yan, Guihai
;
Zhang, Xuan
收藏
  |  
浏览/下载:36/0
  |  
提交时间:2019/04/03
Approximate computing
neural network accelerator
hardware-oriented training
sensitivity analysis
energy efficient architecture
near threshold voltage
approximate multiplier
Recent advances in efficient computation of deep convolutional neural networks
期刊论文
FRONTIERS OF INFORMATION TECHNOLOGY & ELECTRONIC ENGINEERING, 2018, 卷号: 19, 期号: 1, 页码: 64-77
作者:
Cheng, Jian
;
Wang, Pei-song
;
Li, Gang
;
Hu, Qing-hao
;
Lu, Han-qing
收藏
  |  
浏览/下载:22/0
  |  
提交时间:2018/05/05
Deep Neural Networks
Acceleration
Compression
Hardware Accelerator
A Reconfigurable Pipelined Architecture for Convolutional Neural Network Acceleration
会议论文
2018 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), 2018-01-01
作者:
Xue, Chengbo[1]
;
Cao, Shan[2]
;
Jiang, Rongkun[3]
;
Yang, Hao[4]
收藏
  |  
浏览/下载:7/0
  |  
提交时间:2019/04/22
Convolutional neural network
inter-layer pipeline
hardware accelerator
machine learning
Implement of TSCH based MAC accelerator for WIA-PA industrial wireless network
会议论文
6th International Conference on Network, Communication and Computing, ICNCC 2017, Kunming, China, December 8-10, 2017
作者:
Xie C(谢闯)
;
Wang GS(王庚善)
;
Wang J(王剑)
;
Wang JJ(王建军)
;
Lv Y(吕岩)
收藏
  |  
浏览/下载:19/0
  |  
提交时间:2018/06/19
WIA-PA
MAC
TSCH
hardware accelerator
©版权所有 ©2017 CSpace - Powered by
CSpace