CORC

浏览/检索结果: 共5条,第1-5条 帮助

限定条件                
已选(0)清除 条数/页:   排序方式:
Redesigning pipeline when architecting STT-RAM as registers in rad-hard environment 期刊论文
SUSTAINABLE COMPUTING-INFORMATICS & SYSTEMS, 2019, 卷号: 22, 页码: 206-218
作者:  Gong, Zhiyao;  Qiu, Keni;  Chen, Weiwen;  Ni, Yuanhui;  Xu, Yuanchao
收藏  |  浏览/下载:22/0  |  提交时间:2019/12/30
Write energy optimization for STT-MRAM cache with data pattern characterization 会议论文
2018 IEEE COMPUTER SOCIETY ANNUAL SYMPOSIUM ON VLSI (ISVLSI), 2018-01-01
作者:  Xu, Bi;  Zhang, Xiaolong;  Cheng, Yuanqing;  Wang, Zhaohao;  Liu, Dijun
收藏  |  浏览/下载:2/0  |  提交时间:2019/12/30
Exploring potentials of NAND-like spintronics MRAM for cache design (Invited) 会议论文
2018 14th IEEE International Conference on Solid-State and Integrated Circuit Technology, ICSICT 2018 - Proceedings
作者:  Wu, B.;  Zhang, B.;  Xu, Y.;  Wang, Z.;  Liu, D.
收藏  |  浏览/下载:5/0  |  提交时间:2019/12/30
PRESCOTT: Preset-based cross-point architecture for spin-orbit-torque magnetic random access memory 会议论文
IEEE/ACM International Conference on Computer-Aided Design, Digest of Technical Papers, ICCAD
作者:  Chang, L.;  Wang, Z.;  Glova, A.O.;  Zhao, J.;  Zhang, Y.
收藏  |  浏览/下载:7/0  |  提交时间:2019/12/30
A four-interleaving HBD SRAM cell based on dual DICE for multiple node collection mitigation 期刊论文
Journal of Semiconductors, 2015, 卷号: 36
作者:  Liu, L.;  Yue, S.;  Lu, S.
收藏  |  浏览/下载:19/0  |  提交时间:2019/12/30


©版权所有 ©2017 CSpace - Powered by CSpace