CORC

浏览/检索结果: 共10条,第1-10条 帮助

限定条件    
已选(0)清除 条数/页:   排序方式:
Smart-Contract Execution with Concurrent Block Building 其他
2017-01-01
Yu, Lian; Tsai, Wei-Tek; Li, Guannan; Yao, Yafe; Hu, Chenjian; Deng, Enyan
收藏  |  浏览/下载:4/0  |  提交时间:2017/12/03
A HIGH-PERFORMANCE CHIP WITH DATAFLOW ARCHITECTURE FOR ATTITUDE AND HEADING REFERENCE SYSTEM ACCELERATING 其他
2015-01-01
Shi, Guangyi; Zhang, Hanhui; Wang, Zhenyu; Han, Peng; Yan, Wei; Jin, Yufeng; Wang, Jack
收藏  |  浏览/下载:4/0  |  提交时间:2017/12/03
A high-performance chip with dataflow architecture for attitude and heading reference system accelerating 其他
2015-01-01
Shi, Guangyi; Zhang, Hanhui; Wang, Zhenyu; Han, Peng; Yan, Wei; Jin, Yufeng; Wang, Jack
收藏  |  浏览/下载:10/0  |  提交时间:2017/12/03
信息推送-人脑连接组计划首次发布脑磁图数据集 其他
2014-03-12
作者:  王玮
收藏  |  浏览/下载:106/0  |  提交时间:2014/03/12
A HIGHLY EFFICIENT PIPELINE ARCHITECTURE OF RDO-BASED MODE DECISION DESIGN FOR AVS HD VIDEO ENCODER 其他
2011-01-01
Zhu, Chuang; Li, Yuan; Jia, Hui-zhu; Xie, Xiao-dong; Yin, Hai-bing
收藏  |  浏览/下载:3/0  |  提交时间:2015/11/16
The application of pipeline technology: An overview 其他
2011-01-01
Yizhen, Li; Lin, Ling; Jun, Wu; 吴俊
收藏  |  浏览/下载:4/0  |  提交时间:2015/07/22
A fast simulation for thousands of M/2M/2 parallel Homogeneous Fork/Join pipelines 其他
2011-01-01
Chen, Ray Jinzhu; Tong, Muchenxuan; Jiang, Chuan; 姜川
收藏  |  浏览/下载:2/0  |  提交时间:2015/07/22
A retargetable software timing analyzer using architecture description language 其他
2007-01-01
Li, Xianfeng; Roychoudhury, Abhik; Mitra, Tulika; Mishra, Prabhat; Cheng, Xu
收藏  |  浏览/下载:4/0  |  提交时间:2015/11/12
A high-performance pipeline architecture for deblocking filter of H.264/AVC 其他
2007-01-01
Chen, YanLing; Huang, Liang; Peng, Xiaoming; Cao, Xixin
收藏  |  浏览/下载:3/0  |  提交时间:2015/11/13
Real-time rendering of light shafts on GPU 其他
2006-01-01
Chen, Shuyi; Li, Sheng; Wang, Guoping
收藏  |  浏览/下载:2/0  |  提交时间:2015/11/13


©版权所有 ©2017 CSpace - Powered by CSpace