QQ客服 官方微博 反馈留言

	Design and implementation of high-speed digital CMOS camera driving control timing and data interface (EI CONFERENCE)
	Sun H. ; Cai R. ; Wang Y.
	2006
会议名称	Sixth International Symposium on Instrumentation and Control Technology: Sensors, Automatic Measurement, Control and Computer Simulation, October 13, 2006 - October 15, 2006
会议地点	Beijing, China
关键词	High-speed digital cameras are progressing rapidly with the development of CMOS image sensor in these few years. In order to develop a high-speed CMOS industrial digital camera the CMOS image sensor MI-MV13 is used. The sensor drive pulse and control timing based on Xilinx Virtex-II Pro FPGA is designed. A novel format of digital image transporting based on Camera Link data port is defined in this paper. It is implemented 1280 (H) 1024 (V) SXGA resolution digital image transported at a high frame rate of 300 fps (frames-per-second) with 5 Pixels 10 bit compatible Camera Link Medium Configuration. In addition these functions that adjustments of exposure beginning time integral time AOI (Area of Interest) output and so on are realized in a FPGA chip. All of the function modules are embedded in a SOPC (System on a Programmable Chip) and further functions can be easily added to the chip at the second time development. Experimental results show that the design of driving control timing and data interface in FPGA is suitable for high-frame rate low power intelligent and miniaturization digital video camera.
收录类别	EI
内容类型	会议论文
源URL	[http://ir.ciomp.ac.cn/handle/181722/33801]
专题	长春光学精密机械与物理研究所_中科院长春光机所知识产出_会议论文
推荐引用方式 GB/T 7714	Sun H.,Cai R.,Wang Y.. Design and implementation of high-speed digital CMOS camera driving control timing and data interface (EI CONFERENCE)[C]. 见:Sixth International Symposium on Instrumentation and Control Technology: Sensors, Automatic Measurement, Control and Computer Simulation, October 13, 2006 - October 15, 2006. Beijing, China.

个性服务

查看访问统计

相关权益政策

暂无数据

收藏/分享

除非特别说明，本系统中所有内容都受版权保护，并保留所有权利。