QQ客服 官方微博 反馈留言

	A wafer-level characterization method of ESD protection circuits for both component-level and system-level applications
	Wang, Yuan ; Lu, Guangyi ; Zhang, Xing
	2016
英文摘要	Electrostatic discharge (ESD) protection circuits are often designed with detection circuits to trigger clamp devices to bypass ESD currents. In order to fully characterize performance of these protection circuits, a wafer-level characterization method is proposed in this work. By separating the detection rail from the supply rail, triggering actions resulted from detection circuits can be clearly captured by the proposed method. Besides, both the component-level triggering criteria and system-level transient-induced latch-up (TLU) immunity of ESD protection circuits can be fully characterized by the proposed method. Silicon-data based case studies are presented in this work to verify the validity of the proposed method. ? 2016 IEEE.; EI; 503-506
语种	英语
出处	7th Asia-Pacific International Symposium on Electromagnetic Compatibility, APEMC 2016
DOI标识	10.1109/APEMC.2016.7522781
内容类型	其他
源URL	[http://ir.pku.edu.cn/handle/20.500.11897/449328]
专题	信息科学技术学院
推荐引用方式 GB/T 7714	Wang, Yuan,Lu, Guangyi,Zhang, Xing. A wafer-level characterization method of ESD protection circuits for both component-level and system-level applications. 2016-01-01.

个性服务

查看访问统计

相关权益政策

暂无数据

收藏/分享

除非特别说明，本系统中所有内容都受版权保护，并保留所有权利。