CORC  > 北京大学  > 信息科学技术学院
A Stress Relief Method for Copper Filled Through Silicon Via with Parylene on Sidewall
Kang, Wenping ; Zhang, Maosheng ; Zhu, Yunhui ; Ma, Shenglin ; Miao, Min ; Jin, Yufeng
2010
英文摘要Though silicon via (TSV) with parylene layer has many advantages, such as low temperature, CMOS matched low-temperature process and so on. In this paper, we use parylene layer as the sidewall to relieve the thermal stress in TSVs. Thermo-mechanical simulation of TSVs is performed to disscuss the effect of the parylene layer. It is found that the introduction of parylene layer can reduce the thermal stress in TSV, and this improvement tends to be larger when it is closer to the practical situation. We also discuss the effects of the temperature, the parylene thickness and the diameter of via on thermal stress distribution in TSVs. And it is indicated that as the parylene thickness increased, the thermal stress in TSVs decreased.; Engineering, Electrical & Electronic; EI; CPCI-S(ISTP); 0
语种英语
DOI标识10.1109/ICEPT.2010.5582478
内容类型其他
源URL[http://ir.pku.edu.cn/handle/20.500.11897/406420]  
专题信息科学技术学院
推荐引用方式
GB/T 7714
Kang, Wenping,Zhang, Maosheng,Zhu, Yunhui,et al. A Stress Relief Method for Copper Filled Through Silicon Via with Parylene on Sidewall. 2010-01-01.
个性服务
查看访问统计
相关权益政策
暂无数据
收藏/分享
所有评论 (0)
暂无评论
 

除非特别说明,本系统中所有内容都受版权保护,并保留所有权利。


©版权所有 ©2017 CSpace - Powered by CSpace